1,828 questions
1
vote
0
answers
67
views
U-boot recipe failing to apply patch
I am trying to make GPIOs start up low based on a patch to my yocto u-boot recipe. I apply a patch to my u-boot recipe using devtool. The patch adds new inputs to the board_init file in u-boot (which ...
0
votes
1
answer
83
views
How to link a RPi library using Visual Studio CMake?
I am trying to learn RPi dev
I cannot use an IDE on the RPi, because ultimately the RPi needs to run without a GUI (Incompatible with hardware I intend to use), so I want to use Visual Studio (or ...
0
votes
0
answers
79
views
FriendlyElec CM3588 configure GPIO/SPI
The CM3588 features a 40 pin GPIO connector, each pin being multiplexed to various functionalities. I whish to use a couple of them to connect a display via SPI. There are Python libraries out there ...
0
votes
0
answers
180
views
RaspberryPi connection with bno085 through spi connection c++
I have recently tried to connect a bno085 to my raspberryPi 3 B+ through SPI connection but it doesn't work as expected:
For the majority of the sensor running the INT pin is pulled high which means ...
1
vote
0
answers
77
views
Raspberry Pi + EBYTE E32‑900T30S over UART — AUX=HIGH but no AT response
I’m trying to talk to an EBYTE E32-900T30S LoRa module from a Raspberry Pi 4 using the Pi’s UART and a small Python wrapper. The module’s AUX pin goes HIGH, but I get no response to AT queries (e.g. ...
0
votes
0
answers
223
views
Get GPIO active high/low setting in Linux kernel v6.6
My DT describes GPIO as following:
my-gpio = <&gpio4 20 0>;
In Linux kernel v5.10 I use
gpionum = of_get_named_gpio(np, "my-gpio", 0);
of_get_named_gpio_flags(np, "my-gpio&...
0
votes
0
answers
72
views
Xilinx Zynq 7000 pin number under Linux
If I'm working for example with the Xilinx ZU2CG SoC, and a pin named as an "AC3" (xczu2cgsfvc784 pinout) is interesting for me, where can I find what is the gpio number under Linux for that ...
0
votes
0
answers
143
views
mcp23008 i2c GPIO expander interrupts vs libgpiod v2.1
I have an application running on an NVIDIA Jetson Xavier NX (so, arm64) with a need to interface with a GPIO located on an i2c-connected expander (an MCP23008). I'm also using libgpiod v2.1, for what ...
0
votes
0
answers
89
views
LPC2368 does abnormal GPIO write randomly for MUX control once in every random hours
I have an old legacy system running LPC2368 as the measurement base card (lets call it SB) and LPC17xx on top of it. LPC2368 runs bare-metal C code and the LPC17xx runs a Linux OS.
There is a base ...
1
vote
1
answer
162
views
STM32 - DMA write to GPIO causing a transfer error
I've been scratching my head all day trying to work this one out. My MCU is an STM32C071KBU6.
I am using a DMA to write to the GPIOA->BSRR register to look at signal timing with a scope. However, ...
0
votes
0
answers
90
views
Why does gpiochip_set_irq_hooks() either exit early or warn and continue?
I have a kernel module which provides a gpiochip, accessible from userspace using libgpiod (gpioget/set/mon, etc.).
After moving from kernel 5.10 to 6.1, I get a new warning: not an immutable chip, ...
0
votes
0
answers
117
views
Bitbang 24-bit RGB LCD driver for RP2040
I'm trying to write bitbang 24-bit RGB LCD driver to display 240x320 with RGB, 3 color channels.
My hardware has SDIO port that is emulated by PIO program so, no more pins available for LCD parellel ...
0
votes
1
answer
353
views
GPIO pin cleanup
I have used python for a while now, however, I am new to using a Raspberry Pi and things such as GPIO pins. I recently bought a Freenove Ultrasonic starter kit to help me learn. They have a tutorial ...
0
votes
0
answers
56
views
Enabling Camera Regulator GPIO via Sysfs (Android + Qualcomm)
I'm working on an Android-based embedded system using a Qualcomm Snapdragon 865XR (XR2 HDK). I'm trying to power up a camera module that requires enabling a regulator tied to GPIO_159.
This GPIO ...
0
votes
0
answers
61
views
How can I integrate a PSHOLD GPIO power-off mechanism on i.MX93 while retaining PSCI functionality?
We are developing a product using the i.MX93 SoC. Our board design requires that a dedicated PSHOLD GPIO pin be toggled to completely cut power during shutdown. We attempted to use the gpio‑poweroff ...