Skip to content
View saadwaheed-10xe's full-sized avatar
  • 10xEngineers

Block or report saadwaheed-10xe

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog

  2. ara ara Public

    Forked from pulp-platform/ara

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core

    C

  3. cva6 cva6 Public

    Forked from openhwgroup/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    C++

  4. dtc dtc Public

    Forked from dgibson/dtc

    Device Tree Compiler

    C

  5. pulpissimo pulpissimo Public

    Forked from pulp-platform/pulpissimo

    This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

    SystemVerilog

  6. udma_qspi udma_qspi Public

    Forked from pulp-platform/udma_qspi

    SystemVerilog