Skip to content
View mongrelgem's full-sized avatar

Block or report mongrelgem

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Verilog-Adders Verilog-Adders Public

    Implementing Different Adder Structures in Verilog

    Verilog 71 16

  2. Verilog-PCIexpress-Components Verilog-PCIexpress-Components Public

    Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment

    14 1

  3. RISCY RISCY Public

    Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs

    VHDL 13 4

  4. cMIPS cMIPS Public

    A complete classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.

    Verilog 7

  5. UART-RTL-Physical-Design UART-RTL-Physical-Design Public

    Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2

    Perl 7 3

  6. Chatbot-2.0 Chatbot-2.0 Public

    A Recurrent Sequence to Sequence, multi-domain generative conversational model chatbot implemented in pytorch

    Python 2