Popular repositories Loading

1. e200_opensource e200_opensource Public

   Forked from SI-RISCV/e200_opensource

   The Ultra-Low Power RISC Core

   Verilog

2. wujian100_open wujian100_open Public

   Forked from XUANTIE-RV/wujian100_open

   IC design and development should be faster，simpler and more reliable

   Verilog

3. helloworld helloworld Public

   test

   C

4. CDC CDC Public

   Clock Domain Crossing Design

   Verilog

5. byol-a byol-a Public

   Forked from nttcslab/byol-a

   BYOL for Audio: Self-Supervised Learning for General-Purpose Audio Representation

   Python

6. Computer-Architecture Computer-Architecture Public

   some resources