💡 ECE undergraduating @ Alva’s Learning C++, DSA, Embedded C, Python & Data Science Building cool projects & exploring tech!
Popular repositories Loading
-
-
-
-
Single_Cycle_RISC-V
Single_Cycle_RISC-V PublicForked from ArjunPShetty/Single_Cycle_RISC-V
This project implements a RISC-V Single-Cycle processor in Verilog, integrating PC, ALU, register file, control, and memory into a simple reference CPU design.
Verilog
-
RISC-V_CPU
RISC-V_CPU PublicForked from ArjunPShetty/RISC-V_CPU
A custom 32-bit RISC processor implemented in Verilog, demonstrating datapath, control logic, and instruction execution.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.