Skip to content
View davideschiavone's full-sized avatar

Organizations

@esl-epfl

Block or report davideschiavone

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. x-heep/x-heep x-heep/x-heep Public

    eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V

    C 245 131

  2. openhwgroup/cv32e40p openhwgroup/cv32e40p Public

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog 1.2k 508

  3. lowRISC/ibex lowRISC/ibex Public

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog 1.8k 697