Popular repositories Loading

1. vsdstdcelldesign vsdstdcelldesign Public

   Forked from nickson-jose/vsdstdcelldesign

   This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an…

   Verilog 1

2. Phase-Locked-Loop-Design-in-Sky130nm Phase-Locked-Loop-Design-in-Sky130nm Public

   Forked from MadhuriKadam9/Phase-Locked-Loop-Design-in-Sky130nm

   Verilog 1

3. cacti cacti Public

   Forked from HewlettPackard/cacti

   An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model

   C++ 1

4. TIGFET-10nm-PDK TIGFET-10nm-PDK Public

   Forked from lnis-uofu/TIGFET-10nm-PDK

   An open source PDK using TIGFET 10nm devices.

   Shell 1

5. MQSim MQSim Public

   Forked from CMU-SAFARI/MQSim

   (https://people.inf.ethz.ch/omutlu/pub/MQSim-SSD-simulation-framework_fast18.pdf)

   C++ 1

6. CENT CENT Public

   Forked from Yufeng98/CENT

   Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025

   Python 1