Skip to content
View cjhonlyone's full-sized avatar
🏫
Working from home
🏫
Working from home

Highlights

  • Pro

Block or report cjhonlyone

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. NandFlashController NandFlashController Public

    AXI Interface Nand Flash Controller (Sync mode)

    Verilog 110 46

  2. picorv32_Xilinx picorv32_Xilinx Public

    A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz

    Verilog 79 22

  3. ADC-lvds ADC-lvds Public

    Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS

    Verilog 67 25

  4. axi-lite-master-interface axi-lite-master-interface Public

    use verilog to config IP with axi-lite interface

    Verilog 9 2

  5. GD-Based-MIMO-Waveform-Design GD-Based-MIMO-Waveform-Design Public

    Python 4 2

  6. LSEF-based-Algorithm LSEF-based-Algorithm Public

    An Efficient LSEF-based Algorithm for Binary Phase-Coded MIMO Radar Waveform Design

    MATLAB 1