Skip to content
View chlrod's full-sized avatar

Block or report chlrod

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Zerocore_bootrom Zerocore_bootrom Public

    C 4 1

  2. Zerocore-sdk Zerocore-sdk Public

    Makefile 2

  3. scr1 scr1 Public

    Forked from syntacore/scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

    SystemVerilog

  4. daily_fudan daily_fudan Public

    Forked from potatoshred/daily_fudan

    一键平安复旦小脚本,自动化快速上报疫情

    Python

  5. rocket-chip rocket-chip Public

    Forked from chipsalliance/rocket-chip

    Rocket Chip Generator

    Scala

  6. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog