Skip to content
View amoghkamath404's full-sized avatar

Block or report amoghkamath404

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISC-V_CPU RISC-V_CPU Public

    Forked from ArjunPShetty/RISC-V_CPU

    A custom 32-bit RISC processor implemented in Verilog, demonstrating datapath, control logic, and instruction execution.

    Verilog

  2. UART_TX-RX UART_TX-RX Public

    Forked from ArjunPShetty/UART_TX-RX

    A Verilog-based full-duplex UART transmitter and receiver with configurable baud rate and serial-to-parallel data conversion.

    Verilog