Discussions

• 1 You must be logged in to vote

  🙏

  Selecting part of a StructLayout using an Enum signal

  goekce asked Apr 24, 2025 in Q&A · Answered

  

  

  12
• 1 You must be logged in to vote

  💡

  More Advanced Streams

  anuejn started Apr 30, 2025 in Ideas

  

  

  2
• 1 You must be logged in to vote

  🙏

  Accessing signals defined inside elaborate() without prepending with self. in simulation

  goekce asked Apr 26, 2025 in Q&A · Answered

  

  

  4
• 1 You must be logged in to vote

  🙏

  Creating an IntEnum programmatically

  goekce asked Apr 18, 2025 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Is it possible to configure SPRAM using Amaranth?

  joshkahn42 asked Apr 4, 2025 in Q&A · Unanswered

  

  

  5
• 1 You must be logged in to vote

  🙏

  Getting started page references module Period that does not exist?

  newdimm asked Feb 9, 2025 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  Is there a reliable way to generate one-hot multiplexers?

  tilk asked Feb 5, 2025 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Difference between memory arrays and signal arrays in Amaranth

  joshkahn42 asked Jan 31, 2025 in Q&A · Answered

  

  

  3
• 1 You must be logged in to vote

  💡

  Add a way to output images of data types

  jrmoserbaltimore started Dec 2, 2024 in Ideas

  

  

  1
• 1 You must be logged in to vote

  🙏

  Idiomatic way to handle top-level IO from within an Instance in a submodule

  question

  fischermoseley asked Oct 4, 2024 in Q&A · Answered

  

  

  4
• 1 You must be logged in to vote

  🙏

  About event-driven simulation

  chensx00 asked Oct 21, 2024 in Q&A · Answered

  

  

  5
• 1 You must be logged in to vote

  🙏

  How to correctly write top module with multiple modules and I/O ports

  tarik-hamedovic asked Aug 6, 2024 in Q&A · Unanswered

  

  

  7
• 1 You must be logged in to vote

  🙏

  InOut in Signature

  tclarke asked Sep 25, 2024 in Q&A · Answered

  

  

  5
• 1 You must be logged in to vote

  🙏

  GateMate Support With Amaranth

  tarik-hamedovic asked May 31, 2024 in Q&A · Answered

  

  

  

  

  28
• 1 You must be logged in to vote

  💡

  Idea: lib.wiring and the Transactron library of Coreblocks

  tilk started May 23, 2024 in Ideas

  

  

  4
• 1 You must be logged in to vote

  🙏

  Returning the signal name map when generating Verilog code

  xThaid asked Jan 29, 2024 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  How to convert numpy arrays into Const() lookup tables

  jrmoserbaltimore asked Jan 27, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  nextpnr-ecp5 not in path

  tarik-hamedovic asked Nov 30, 2023 in Q&A · Answered

  

  

  5
• 1 You must be logged in to vote

  🙏

  agregate Signal()

  jalcim asked Sep 28, 2023 in Q&A · Unanswered

  

  

  1