Skip to content
View MicheleBrian's full-sized avatar

Block or report MicheleBrian

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, previously known as zero-riscy.

    SystemVerilog

  2. cv32e40p cv32e40p Public

    Forked from openhwgroup/cv32e40p

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog

  3. uvm_book_examples uvm_book_examples Public

    Forked from 4get/uvm_book_examples

    UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition

    Shell

  4. pulp-nn pulp-nn Public

    Forked from pulp-platform/pulp-nn

    C