Popular repositories Loading

1. xinhdep xinhdep Public

2. i2c i2c Public

   Verilog

3. croc croc Public

   Forked from sislab-vnu/croc

   A PULP SoC for education, easy to understand and extend with a full flow for a physical design.

   SystemVerilog

4. core-v-cores core-v-cores Public

   Forked from openhwgroup/core-v-cores

   CORE-V Family of RISC-V Cores

5. cve2 cve2 Public

   Forked from openhwgroup/cve2

   The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.

   SystemVerilog

6. croc_soc_arty_a7 croc_soc_arty_a7 Public

   SystemVerilog