Skip to content
View HUYATIEO's full-sized avatar

Block or report HUYATIEO

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. silk-fpga silk-fpga Public

    Tools for ASIC/FPGA Design Flow and Remote Lab

    Verilog 6 19

  2. BNN-QUICKDRAW-FPGA BNN-QUICKDRAW-FPGA Public

    SystemVerilog 4

  3. tt_um_HUYATIEO_riscv tt_um_HUYATIEO_riscv Public

    Verilog 2

  4. tt_um_HUYATIEO_vga tt_um_HUYATIEO_vga Public

    a vga controller chip that display custom logo

    Verilog 1 1

  5. test test Public

    Verilog 1

  6. cv32e40p cv32e40p Public

    Forked from openhwfoundation/cv32e40p

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog