Skip to content
View Exxcalibur's full-sized avatar

Block or report Exxcalibur

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Exxcalibur/README.md
  • 👋 Hi, I’m @Exxcalibur
  • 👀 I’m interested in hardware verification, CPU architectures.
  • 🌱 I’m currently learning RISC-V
  • 💞️ I’m looking to collaborate on UVM testbenches, execution unit reference models.
  • 📫 How to reach me: huajiefeizhu@gmail.com
  • My hobbies: reading books (math, history, art, psychology), classical music, learning languages (currently learning French)
  • Social Media: 藤原千花字幕@bilibili

Pinned Loading

  1. UVM-ethernet UVM-ethernet Public

    Verilog