Skip to content
View DieZahnfee's full-sized avatar
  • FH Dortmund
  • Gemany

Block or report DieZahnfee

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog_coding_style verilog_coding_style Public

    Forked from jeras/verilog_coding_style

    Verilog coding style examples

    Verilog

  2. PSK31-Simulation-Octave-Matlab PSK31-Simulation-Octave-Matlab Public

    Forked from frohro/PSK31-Simulation-Octave-Matlab

    This is a model modulator/demodulator for the PSK31 digital communications protocol to try out various algorithms.

    MATLAB

  3. Open-Source-FPGA-Bitcoin-Miner Open-Source-FPGA-Bitcoin-Miner Public

    Forked from progranism/Open-Source-FPGA-Bitcoin-Miner

    A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the fut…

    VHDL

  4. Arduino-Vivado-SDK Arduino-Vivado-SDK Public

    Forked from Trenz-Electronic/Arduino-Vivado-SDK

    Arduino library for Microblaze and Cortex A9, integrated with Vivado/SDK

    C++

  5. SDR SDR Public

    Forked from marcossiu/SDR

    MATLAB MODEL OF SOFTWARE DEFINED RADIO

    MATLAB

  6. opl3_fpga opl3_fpga Public

    Forked from gtaylormb/opl3_fpga

    Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer

    Verilog