Skip to content
View Asafaraz's full-sized avatar
😵‍💫
I may be slow to respond.
😵‍💫
I may be slow to respond.

Block or report Asafaraz

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. fpga_image fpga_image Public

    🖼️ Implement FPGA image processing modules in Verilog, featuring basics to advanced vision algorithms, all equipped with testbenches for easy validation.

    Verilog 1