Skip to content
View AlexiesHe's full-sized avatar

Highlights

  • Pro

Block or report AlexiesHe

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. croc croc Public

    Forked from pulp-platform/croc

    A PULP SoC for education, easy to understand and extend with a full flow for a physical design.

    SystemVerilog

  2. e203_hbirdv2 e203_hbirdv2 Public

    Forked from riscv-mcu/e203_hbirdv2

    The Ultra-Low Power RISC-V Core

    Verilog

  3. Read_Docs Read_Docs Public

  4. Orion-RV Orion-RV Public

    Forked from XUANTIE-RV/opene906

    Fault-Tolerant RISC-V for Space Application based on OpenXuantie - OpenE906 Core

    Verilog

  5. sv_common_cells sv_common_cells Public

    Forked from pulp-platform/common_cells

    Common SystemVerilog components

    SystemVerilog

  6. wujian100_open wujian100_open Public

    Forked from XUANTIE-RV/wujian100_open

    IC design and development should be faster,simpler and more reliable

    Verilog