Skip to main content

Questions tagged [sequence-detector]

3 votes
2 answers
152 views

1. Problem Statement Design a synchronous Mealy finite-state machine that scans a continuous stream of letters (A, B, C, D) encoded in two bits and asserts y=1 only ...
Pato's user avatar
  • 1
2 votes
1 answer
273 views

Design a sequence detector that detects two or more consecutive 1’s in an input stream of bits (as in 01110111100) using a Mealy machine and T flip flop. I have made the state diagram and the final ...
Parth Agarwal's user avatar
2 votes
2 answers
168 views

I'm designing a finite state machine (FSM) that detects the sequences "01011" and "00101" in a serial binary input. When either sequence is detected, the FSM should output (Y1, Y2) ...
Turing's user avatar
  • 73
1 vote
1 answer
261 views

I am not able to figure out why the output goes low when I have done it properly. I used the similar logic for Mealy. It worked, but here it's not proper. ...
Ojas Kudari's user avatar
1 vote
1 answer
230 views

I was asked to design a Mealy FSM using SR Flip Flops to detect a pattern. It should detect if the pattern is either '1001' or '0110'. I was able to make the state diagram (I have attached the image), ...
Rach.1961's user avatar
2 votes
1 answer
1k views

Assuming that A, B, C and D are the four states. When detecting the sequence "1010", in the D state, if overlapping is not allowed, we have the following state diagram: After detecting "...
Bruce Wayne's user avatar
1 vote
1 answer
238 views

This is the diagram, and the sequence we are detecting is 1011. The problem did not specify whether it is Mealy or Moore FSM, or whether it is overlapping or non-overlapping. When we get an input of ...
Obiick's user avatar
  • 189
2 votes
1 answer
216 views

Is this Mealy FSM representation correct for a non-overlapping input bit sequence detector for the sequence 00111?
NDT_D's user avatar
  • 21
2 votes
1 answer
3k views

I need to design a pattern detector that recognizes 100 and 111 bit patterns, even overlapping ones. I drew the state diagram as shown in the image and created the related table Could you tell me if ...
Vittorio Gatto's user avatar
2 votes
1 answer
152 views

This question is sourced from H. Roth's book 'Fundamentals of Logic Design.' It pertains to a sequential circuit featuring a single input (X) and one output (Z). The circuit's function entails ...
Nitish Thakur's user avatar
0 votes
1 answer
736 views

I have an error in the form of HDL 9-806 on the begin statement. The code below is a button based sequence detector an addition LED flash when sequence is correct with a debouncer to stop multiple ...
S G's user avatar
  • 1
-5 votes
1 answer
459 views

i made the 100011 sequence detector state diagram like this it's in link. Is it kinda true ? I am new in this topic. After this step I am going to do verilog implementation
Engineer_Onur's user avatar
4 votes
2 answers
2k views

I am designing "0110" overlapping sequence detector using Moore FSM model in Verilog. ...
user299749's user avatar
2 votes
1 answer
461 views

Is this a correct state machine diagram for detecting the 4-bit sequence 4b'1001 using a non-overlapping Mealy FSM? If any bit is out of sequence, reset to the initial state. Once the last bit of the ...
mansarogue's user avatar
2 votes
1 answer
416 views

The code I am using is the following. I am using five states as this is a Moore model, and non-overlapping sequence is assumed. The state logic is correct as far as I can tell. However, when I run it, ...
Mehar's user avatar
  • 21

15 30 50 per page