Jatin Bhatt

India Electronics and Semiconductor Association wants the Centre to incentivise buyers to purchase India-made chips, arguing demand-side pull may now be the real bottleneck as the $10B first phase of the India Semiconductor Mission wraps up. With fabs, OSATs and ATMPs from players like Micron, Tata Electronics, Foxconn coming up, the missing piece is predictable domestic demand. Need to consider how demand-side subsidies could easily turn into fiscal sinkhole.

92

5 Comments

Here are 3 simple ways to create good schematics as a PCB designer: 1. Think in functional blocks Group your circuit into clear sections like power, MCU, sensors, communication, etc. This makes the design easier to understand, review, and debug. 2. Use clear net names and labels Avoid messy wires. Proper net labels improve readability and reduce mistakes during layout and reviews. 3. Design for layout from day one Place related components logically in the schematic so routing on the PCB becomes straightforward and clean. Good schematics save time, reduce errors, and lead to better PCBs. CTA: If you’re an individual, startup, or business looking to design or improve an electronics product, send me a message. I help turn ideas into reliable, production-ready hardware.

43

8 Comments

Component obsolescence is no longer a supply chain issue alone — it is a design architecture issue. In long-life server and industrial platforms, unmanaged EOL risk directly impacts: • Power sequencing assumptions • SI/PI margins • PCB stack-up constraints • Validation timelines When a PCIe switch, PMIC, or FPGA goes obsolete mid-lifecycle, the impact is not just procurement — it cascades into requalification, signal re-validation, and potentially full DVT repetition. From a hardware design perspective, lifecycle-aware component selection, second-source strategy, and structured BOM risk review should be embedded during schematic phase — not after EOL notice. Proactive mitigation is far less expensive than reactive redesign. Well articulated by VITALII KUTEPOV. #HardwareDesign #ServerArchitecture #BOMRisk #LifecycleManagement #HighSpeedDesign #EOL

2

1 Comment

Chip complexity is outpacing the capacity of traditional verification workflows. Design and verification remain siloed. Tools don't talk to each other. Engineers spend time coordinating across systems instead of solving hard problems. At Verification Futures Austin 2026, Sunil Sahoo, Product Manager at Siemens EDA, will present "Breaking the Design-Verification Barrier with Agentic AI." He'll explore how agentic AI bridges this gap by enabling autonomous systems that reason, plan, and adapt across the entire chip development lifecycle. Instead of isolated automation, semantic layers connect design, verification, analysis, and signoff into a collaborative, context-aware ecosystem. The practical impact: teams automate verification planning, debug, and signoff coordination while engineers focus on innovation and insight rather than manual task handoffs. You'll also see how Questa One Smart Verification and the Questa One Agentic ToolKit embed this orchestrated intelligence directly into your workflows. If you design or verify chips, this session is worth your time. October 6, 2026 | 1:30 PM – 2:00 PM | Hilton Austin Airport, Austin, TX 👉 Register today: https://sie.ag/5JrXCk What's your biggest bottleneck when design and verification teams need to work together? #VerificationFutures #AIinEDA #QuestaOne

1

🛠️ Faults in SoCs are costly. With BIST and laser repair, manufacturers boost yield and reliability. Learn why fault management is key in VLSI. #SoC #ChipDesign #FaultDiagnosis #VLSI #RichGrowthHub #RGHDeepLearner #EngineerYourWorth

2