Cryptographic Algorithm Validation Program CAVP
Description
The Xilinx AES Lite IP core provides a light-weight implementation of AES with a wide range of configuration options for designs that are constrained on logic resources.
Created October 05, 2016, Updated April 03, 2025